Unified reconfigurable commutation scheme of FFT
نویسندگان
چکیده
منابع مشابه
Reconfigurable FFT Processor – A Broader Perspective Survey
The FFT(Fast Fourier Transform) processing is one of the key procedure in the popular orthogonal frequency division multiplexing(OFDM) based communication system such as Digital Audio Broadcasting(DAB),Digital Video Broadcasting Terrestrial(DVB-T),Asymmetric Digital Subscriber Loop(ADSL) etc.These application domain require performing FFT in various size from 64 to 8192 point. Implementing each...
متن کاملReconfigurable VLSI Architecture for FFT Processor
This paper presents a reusable intellectual property (IP) Coordinate Rotation Digital Computer (CORDIC)-based split-radix fast Fourier transform (FFT) core for orthogonal frequency division multiplexer (OFDM) systems, for example, Ultra Wide Band (UWB), Asymmetric Digital Subscriber Line (ADSL), Digital Audio Broadcasting (DAB), Digital Video Broadcasting – Terrestrial (DVB-T), Very High Bitrat...
متن کاملDesign of Reconfigurable Fft Processor Using Vedic Multiplier
The Fast Fourier Transform (FFT) is most widely used in DSP such as imaging, signal processing, frequency communication, applied wireless system. In this paper, a reconfigurable DIT8 point FFT design using Vedic multiplier with small area and low power is presented. Urdhava Triyakbhyam algorithm, an ancient Vedic Indian Mathematics sutra, is utilized to achieve high throughput. In the proposed ...
متن کاملA generator of memory-based, runtime-reconfigurable 2N3M5K FFT engines
Runtime-reconfigurable, mixed-radix FFT/IFFT engines are essential for modern wireless communication systems. To comply with varying standards requirements, these engines are customized for each modem. The Chisel hardware construction language has been used in this work to create a generator of runtimereconfigurable 235 FFT engines targeting software-defined radios (SDR) for modern communicatio...
متن کاملDesign of Reconfigurable FFT Processor With Reduced Area And Power
Fast fourier transform (FFT) is an efficient implementation of the discrete fourier transform (DFT). The main objective of the project is to implement a reconfigurable FFT processor with reduced power and area in order to provide system designers and engineers with the flexibility to meet different system requirements. This paper proposes a low power and area efficient FFT architecture using Si...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Issues of radio electronics
سال: 2019
ISSN: 2218-5453
DOI: 10.21778/2218-5453-2019-8-50-56